System-on-Chip (SoC) designs are becoming increasingly complex. Modelling, verification, and debug facilities at RTL have become quite inadequate in the face of rising design challenges.

Have you ever released a design, even though you were not fully confident that it was completely verified? Well, you are not alone. The pressure of getting to market faster often results in the ...