Abstract: In the last few years, binary comparators have received a great deal of attention as parts of complex computational data-paths. However, while several multi-bit architectures have been ...
Abstract: This paper presents a comparator speed enhancement technique for successive approximation register (SAR) analog-to-digital converter (ADC) under near- and sub-threshold supply voltages. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results