Abstract: This paper presents a novel digital decision feedback equalizer (DFE) design that can relax the feedback timing constraints for analog-to-digital converter (ADC)-based high-speed wireline ...
Abstract: This paper presents a sub-sampling phase-locked loop (SSPLL) with the proposed digital counter-based frequency-locked loop (FLL) to achieve agile and robust frequency locking. With a 20-MHz ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback